Chuno
Back to jobs
Q
Hiring companyQualcomm

Verified 2 days ago

NPU AI Processor Architecture RTL Arithmetic Design Engineer Sr Staff

Bangalore,India,India Full-time On-site

About the role

Qualcomm Hexagon NPU team designs cutting‑edge AI processor architecture and arithmetic units. The Senior Staff Engineer will lead CPU/AI processor design, performance optimization, debug and system integration of floating‑point and matrix‑multiply engines. Bangalore, India, on-site.

What you’ll bring

  • 5+ years hardware engineering experience
  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering or related field

Skills

CPU ArchitectureAI Processor DesignPerformance OptimizationDebuggingSystem IntegrationComputer ArithmeticFloating PointMatrix Multiply

Education

Bachelor's

Keep exploring

Similar opportunities.

See all similar roles
Q

Qualcomm

NPU AI Processor Synthesis Lead

Hardware Engineering - Synthesis Team at Qualcomm drives synthesis and timing closure for Neural Processing Unit (NPU) IP in cutting‑edge SoCs. The lead owns RTL‑to‑gate synthesis, develops scripts, and optimizes performance, power, and area while collaborating with architecture, RTL, and physical design teams. Bangalore, on-site, full‑time role with mentorship responsibilities and advanced EDA tool innovation.

Bangalore,,IndiaFull-time

Verified 2 days ago

Q

Qualcomm

NPU/AI Processor Architecture (RTL) Design, Staff/Sr Staff

Qualcomm Hexagon NPU Team builds high‑performance, energy‑efficient CPU and AI processors for a broad spectrum of AI use cases. The Senior RTL Design Engineer will develop micro‑architecture, RTL coding, and debug for CPU/AI blocks, including floating‑point, matrix‑multiply engines, vector extensions, and RISC‑V features. Role is based in Bangalore, India, on‑site, focusing on PPA optimization, RAS, and power‑management architecture.

Bangalore, IndiaOn-siteFull-time

Verified 2 days ago

Q

Qualcomm

NPU/AI Processor Synthesis Staff, Sr Staff, Technical Lead

Qualcomm Hardware Engineering team drives cutting-edge NPU and AI processor development. The Synthesis Lead owns RTL-to-gate synthesis, timing closure, and PPA optimization for NPU IP, collaborating with architecture, RTL, and physical design groups. Bangalore, India, on-site, full-time role with leadership of junior engineers and cross‑functional coordination.

Bangalore, IndiaOn-siteFull-time

Verified 2 days ago