Chuno
Back to jobs
Q
Hiring companyQualcomm

Verified 2 days ago

Principal Engineer, DFT

Bangalore,India Full-time On-site

About the role

Qualcomm Global CAD Organization drives next‑generation DFT, ATPG, and MBIST methodologies for industry‑leading SoCs. The Principal Engineer leads architecture, development, and deployment of advanced DFT flows, collaborates with global design and test teams, and mentors engineers to improve test productivity and silicon quality. Bangalore office, on‑site work model, relocation assistance available.

What you’ll do

  • Define and execute DFT methodology roadmap across product lifecycle
  • Lead architecture and integration of DFT, ATPG, and MBIST flows
  • Collaborate with global DFT teams and EDA vendors to improve productivity
  • Drive automation frameworks to reduce test cost and time
  • Mentor engineering teams and influence cross‑functional stakeholders
  • Evaluate emerging DFT technologies through proof‑of‑concepts and DoE
  • Develop AI/ML‑enabled solutions to enhance DFT implementation

What you’ll bring

  • Bachelor's degree in Electrical/Computer Engineering or related field
  • 12+ years of VLSI CAD/EDA methodology experience
  • Deep expertise in DFT, ATPG, and MBIST
  • Proficiency with Siemens Tessent, Synopsys TestMAX, SMS tools
  • Strong TCL and Python automation skills
  • Experience with AI/ML‑based DFT workflow enhancements
  • Proven technical leadership and cross‑functional collaboration

Skills

DFT methodologyATPG developmentMBIST designTCL automationPython scriptingSoC DFT architectureTest automationAI/ML integration

Keep exploring

Similar opportunities.

See all similar roles
CD

Cadence Design Systems

Principal DFT Engineer

Cadence Design Systems' DFT team builds test solutions for SoC/ASIC designs. The Principal DFT Engineer leads DFT insertion flows, ATPG, MBIST, and collaborates with architecture and design teams to ensure test coverage. Bangalore, on-site.

Bangalore,IndiaOn-siteFull-time

Verified today

CD

Cadence Design Systems

Principal DFT Design Engineer

Principal DFT Design Engineer at Cadence leads DFT design, mentors juniors, drives innovation, works cross‑functional across geographies. Requires 7+ years experience, BE/B.Tech/M.E/M.Tech, strong DFT concepts, EDA tools, logic simulators, ATPG (Cadence Modus), RTL lint (Jasper), scan insertion, coverage analysis, debugging, scripting (Perl/Tcl/Python). Post‑silicon validation, ATE debug, RTL2GDS flow, synthesis, STA, IR drop, logic design, RTL implementation, verification, logic synthesis, equi

Bangalore, IndiaOn-siteFull-time

Verified today

O

onsemi

DFT Principal Engineer

onsemi DFT Engineering team, focused on ensuring testability and manufacturability of ASIC/SoC products for automotive, industrial and consumer markets. The Principal Engineer leads DFT strategy, architecture design, and a team of engineers to develop robust test plans, including ATPG, BIST and scan insertion, while maintaining compliance with ISO 26262. Based in Bangalore, India, the role is on-site with a full‑time schedule.

Bangalore, Karnataka, IndiaOn-siteFull-time

Verified 3 days ago